

## Electronic Patent Application Fee Transmittal

<b>Application Number:</b>	10016449			
<b>Filing Date:</b>	10-Dec-2001			
<b>Title of Invention:</b>	Method and system for use of a field programmable gate array (FPGA) function within an application specific integrated circuit (ASIC) to enable creation of a debugger client within the ASIC			
<b>First Named Inventor/Applicant Name:</b>	Robert Thomas Baillis			
<b>Filer:</b>	Joseph A. Sawyer			
<b>Attorney Docket Number:</b>	RPS920010127US1			
Filed as Large Entity				
<b>Utility      Filing Fees</b>				
<b>Description</b>	<b>Fee Code</b>	<b>Quantity</b>	<b>Amount</b>	<b>Sub-Total in USD(\$)</b>
<b>Basic Filing:</b>				
<b>Pages:</b>				
<b>Claims:</b>				
<b>Miscellaneous-Filing:</b>				
<b>Petition:</b>				
<b>Patent-Appeals-and-Interference:</b>				
<b>Post-Allowance-and-Post-Issuance:</b>				
<b>Extension-of-Time:</b>				

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Miscellaneous:				
Request for continued examination	1801	1	810	810
Total in USD (\$)				810